Subject: [sv-ac] Mentor vote on SVA
From: Stephen Meier (Stephen.Meier@synopsys.com)
Date: Thu Apr 24 2003 - 17:08:11 PDT
>From owner-sv-ac Thu Apr 24 16:42:13 2003
Received: from relay1.mentorg.com (relay1.mentorg.com [192.94.38.131])
by server.eda.org (8.12.0.Beta7/8.12.0.Beta7) with ESMTP id h3ONgApp027956
for <sv-ac@eda.org>; Thu, 24 Apr 2003 16:42:12 -0700 (PDT)
Received: from svr-orw-exc-01.wv.mentorg.com ([147.34.96.78])
by relay1.mentorg.com with esmtp
id 198qLy-0005cT-00 from tej_singh@mentor.com
for sv-ac@eda.org; Thu, 24 Apr 2003 16:42:10 -0700
Received: by svr-orw-exc-01.wv.mentorg.com with Internet Mail Service (5.5.2653.19)
id <JQZ4NDHC>; Thu, 24 Apr 2003 16:42:10 -0700
Received: from svr-cas-exc-01.sje.mentorg.com ([134.86.188.110]) by svr-orw-exc-01.wv.mentorg.com with SMTP (Microsoft Exchange Internet Mail Service Version 5.5.2653.13)
id JQZ4NDG7; Thu, 24 Apr 2003 16:42:04 -0700
Received: by svr-cas-exc-01.sje.mentorg.com with Internet Mail Service (5.5.2653.19)
id <HA8CWJDS>; Thu, 24 Apr 2003 16:42:04 -0700
From: "Singh, Tej" <tej_singh@mentorg.com>
To: "'sv-ac@eda.org'" <sv-ac@server.eda.org>
Message-ID: <9DF732C426A0B7419B51C8E1B33B997B4ED749@svr-cas-exc-01.sje.mentorg.com>
Subject: Mentor vote on SVA
Date: Thu, 24 Apr 2003 16:41:58 -0700
MIME-Version: 1.0
X-Mailer: Internet Mail Service (5.5.2653.19)
Content-Type: multipart/alternative;
boundary="----_=_NextPart_001_01C30ABB.189F356E"
This message is in MIME format. Since your mail reader does not understand
this format, some or all of this message may not be legible.
------_=_NextPart_001_01C30ABB.189F356E
Content-Type: text/plain;
charset="iso-8859-1"
Mentor votes *yes* to approve the SVA section of the System Verilog 3.1
LRM.
We think the document is ready to be forwarded to the board but needs
more
refinement before it can be presented to IEEE.
Thanks
Tej
------_=_NextPart_001_01C30ABB.189F356E
Content-Type: text/html;
charset="iso-8859-1"
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
Mentor votes *yes* to approve the SVA section of the System Verilog 3.1 LRM.
We think the document is ready to be forwarded to the board but needs more
refinement before it can be presented to IEEE.
Thanks
Tej
------_=_NextPart_001_01C30ABB.189F356E--
This archive was generated by hypermail 2b28 : Thu Apr 24 2003 - 17:11:24 PDT