Links to proposals etc.

Back annotation (fairly language neutral)

Alternative scheme for nettypes (Sysytem Verilog)

VHDL proposals -


C++ Extension (if you are fed up with EDA companies) -

-- Kevin Cameron - 2016-03-11


Topic revision: r3 - 2020-02-17 - 15:34:49 - JimLewis
Copyright © 2008-2021 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback